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ABSTRACT: The use of Sigma-Delta (Σ∆) mod-
ulation for analog-to-digital conversion (ADC) in the
communication frequency range is evaluated. Two
high-order multi-bit architectures are proposed to
achieve +12-bit dynamic range at 4Msample/s
Nyquist rate using very low oversampling ratio. They
show very low sensitivity to the internal D-to-A con-
version (DAC) error with no calibration required.
Simulations show that such performance can be
achieved even in presence of circuit imperfections.
1. Introduction
Sigma-Delta modulators (Σ∆M) have been suc-
cessfully employed in the past for low-, medium-fre-
quency ADC [1]. In these converters the use of
oversampling and noise-shaping techniques avoids
the need of extremely accurate analog building
blocks, which is very suitable in the context of emerg-
ing poor-analog-performance sub-micron CMOS
processes [2]. Such advantages have encouraged to
widen the bandwidth of Σ∆ converters up to data
acquisition and communication applications [3]-[6],
displacing the Nyquist-rate converter architectures
(folding, interpolative, etc.).
The signal bandwidth  and the sampling fre-
quency  of a Σ∆ converter are related through the
oversampling ratio . Thus, increasing
the signal frequency while keeping achievable sam-
pling frequency implies the reduction of M required
to obtain given resolution. This last can be roughly
estimated, considering only quantization noise, as
follows:
(1)
where  is the resolution (bit) of the internal quan-
tizer and  is the modulator order. It is clear from (1)
that high-order multi-bit quantization Σ∆Ms are natu-
ral candidates to achieve high-resolution, high-speed
ADC. However two important drawbacks arise: on
the one hand, unlike 1st- and 2nd-order loops,
high-order loops are not unconditionally stable; on
the other, the linearity of a multi-bit Σ∆M is ulti-
mately limited by that of the multi-bit DAC in the
feedback path*. Both problems have already been
*.  Note, that this is not a problem for single-bit quantization, be-
cause the two-level DAC is intrinsically linear.
partially solved; in particular, high-order Σ∆Μs have
been stabilized in practice through several techniques
[1]: i.e., proper choice of the scaling factors, use of
multi-path feed-forward structures, or resetting of the
internal variables if unstable operation is detected [7].
On the other hand, a common strategy to palliate the
strong dependence on the internal DAC linearity con-
sists of using calibration either in the analog or in the
digital domain [1].
Moreover, some Σ∆M architectures overcome
these problems with neither calibration nor resetting
required; the basic idea consists of: first, performing
the high-order filtering by cascading low-order (1st-
and 2nd-) Σ∆Ms to guarantee unconditional stability;
and, second, using multi-bit quantization only at the
last stage of the cascade to attenuate the influence of
the multi-bit DAC non-linearity [4][8].
This paper explores the use of such techniques to
obtain 12bit DR, 4Msample/s ADC. In Section 2, two
cascade multi-bit architectures are considered: a
4th-order 3-stage cascade (with the structure 2-1-1)
and a 5th-order 4-stage cascade (2-1-1-1), both
including multi-bit quantization. Section 3 is dedi-
cated to analyze the impact of circuit imperfections
and the results are compared to those obtained for
other high-speed Σ∆ modulator architectures.
2. Cascade multi-bit Σ∆Ms
Fig.1 shows a generic Lth-order N-stage cascade
multi-bit Σ∆M. It includes single-bit quantization in
all the stages of the cascade except in the last one
which incorporates a multi-bit quantizer. The advan-
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 Fig. 1: Generic Lth-order N-stage cascade multi-bit Σ∆M
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tages of doing so are pointed out by calculating the
Z-domain transfer function for each error contribu-
tion: Like in single-bit cascade Σ∆Ms the quantiza-
tion error induced in each stage is re-modulated by
the following in the cascade. Once in the digital
domain, by properly combining the outputs of the
stages, which contain digital representations of differ-
ent quantization errors, it is possible to cancel out the
quantization error in all stages except, obviously, that
in the last one, which appears at the modulator output
attenuated by a shaping function of order equal to the
summation of the order of all stages. Thus, ideally,
the following is obtained for the Z-domain output:
(2)
where  is the Z-transform of the modulator input,
 is an scalar larger than unity that results from the
need of properly scaling the signal transferred from a
stage to the next one in order to prevent premature
overloading,  is the last stage quantization
error,  is the error induced in the last stage
DAC, and . Note that  is
-order shaped, which may significantly
relax the linearity specification of the DAC, with no
correction nor calibration required.
Based on the topology of Fig.1, two multi-bit
Σ∆M architectures have been proposed: the one in
[4], uses a 2-stage 2-1 cascade (2-1mb), that is
 and , while the one in [9], uses a
2-stage 2-2 cascade (2-2mb),  and . By
replacing these values in (2), the power spectral den-
sity (PSD) of the last stage DAC error is 2nd-order
shaped in both cases. Assuming ideal conditions
except for the DAC-induced error, the in-band error
powers are:
(3)
where  is the power of the
last-stage quantization error (  stands for the
last-stage quantizer full-scale) and  represents the
DAC-induced error power. The latter is hence attenu-
ated by the fifth power of M in both architectures.
Fig.2 shows two novel Σ∆M architectures, also
based on the generic representation of Fig.1, that bet-
ter exploits the exposed technique. Fig.2(a) is a
3-stage 2-1-1 cascade with multi-bit quantization in
the third stage (2-12mb), while Fig.2(b) is a 4-stage
2-1-1-1 cascade with multi-bit quantization in the
fourth stage (2-13mb). The presence of three (for the
2-12mb) and four (for the 2-13mb) integrators before
the point where the internal DAC error is injected pro-
vides 3rd-order and 4th-order shaping functions
respectively for the PSD of such error. This result is
easily obtained from the general formulation in (2)
where now  (for the
2-12mb) and  (for
the 2-13mb), giving
(4)
where it has been assumed that the relationships
among digital and analog coefficients and the values
of the digital filters  are those
shown in Tables 1 and 2, respectively. Therefore, the
in-band error power at both modulator outputs yields
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 Fig. 2: (a) 4th-order 3-stage cascade multi-bit Σ∆M (2-12mb).
(b) 5th-order 4-stage cascade multi-bit Σ∆M (2-13mb).
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where it is pointed out that the weight of the DAC
error contribution has been reduced in two and four
powers of M, respectively, in relation to the expres-
sions in (3). This significantly relaxes the linearity
requirement of the last-stage DAC and hence simpli-
fies its design.
2.1 Integrator weight optimization
Whatever set of coefficients (integrator weights
in Fig.2) fulfilling the relationships of Tables I and II
leads to the expressions in (4). Nevertheless for real
implementations the following considerations must
be taken into account:
• The level of the signal transferred from one stage
to the next one must be low enough not to overload
the latter. These levels are approximately equal to
the reference voltages for a 1st-order modulator,
and 90% of the reference voltages for a 2nd-order
modulator.
• The output swing needed in the integrators, which
depends on their weights as well as on the input
level, must be physically achievable. In
switched-capacitor implementations this limit is
imposed by the supply voltages.
• Digital coefficients  and , which amplify the
last-stage quantization error in (4), should be as
small as possible.
Additional considerations in order to simplify the
implementation are:
• The digital coefficients should be 0,  or multi-
ple of 2.
• The gain of the last-stage multi-bit quantizer,
which, unlike that of the single-bit quantizers, is
well defined, must be such that the loop gain of
this stage equals unity. In order to simplify the
design of the multi-bit quantizer the gain required
to fulfill the previous condition should not be too
large.
Based on these criteria, the selection of the
weight coefficients can be mapped into an optimiza-
tion problem solvable by computational algorithms.
In particular, we used a modified version of the simu-
lation annealing algorithm [6]. Results are shown in
Table 3. With these values the integrator output swing
requirement is reduced to only the reference voltages
for the 2-12mb and twice that value for the 2-13mb.
Note that in both cases the PSD of the last-stage quan-
tization noise is amplified by 2,  in (4).
This means a systematic loss of resolution of 6dB
(1bit) respect to the ideal case given in (1)†. However,
this loss is small compared to that caused by the sta-
bilization and non-linearity correction mechanisms
used in other approaches [1].
These coefficients present two additional advan-
tages:
†.  Another 5th-order multi-bit architecture initially considered by
us, the 22-1mb Σ∆M, formed by two 2nd-order stages and a 1st-or-
der stage, was discarded at this point because the selection of coef-
ficients required to avoid the overloading of the last stage lead to
 (3bit lost with respect to the ideal case).
Table 1: Digital transfer functions and relationships among
coefficients in Fig.2(a)
Digital Digital/Analog Analog
Table 2: Digital transfer functions and relationships among
coefficients in Fig.2(b)
Digital Digital/Analog Analog
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Table 3: Analog and digital coefficients in Fig.2. Shaded
cells correspond to the 2-13mb modulator.
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• Because in all three-weight integrators the largest
weight can be easily obtained as a linear combina-
tion of the other weights, an SC implementation
will only require two-branch integrators. Note that
only one branch is needed for the first integrator.
• The input of the last stage is just the quantization
noise generated in the previous stage, which in
practice is not correlated with the modulator input;
so, the DAC non-linearity will not distort the mod-
ulated output signal.
3. Influence of circuit imperfections
Except for the DAC-induced errors, the architec-
tural study in previous Section assumes ideal condi-
tions. Nevertheless, circuit imperfections must be
taken into account for practical designs [1][6]. Circuit
non-idealities degrading the performance of Σ∆ mod-
ulators can be grouped in two categories: (a) those
that change the quantization noise transfer function,
whose effect strongly depends on the architecture
considered, for instance integrator leakage and
weight mismatching, and (b) those that can be mod-
eled as an error source at the first integrator; such
approximation is justified by the fact that the contri-
butions of remaining integrators are attenuated by
increasing powers of the oversampling ratio. This is
the case of defective settling in integrators, thermal
noise, etc.
3.1 Integrator leakage and weight mismatching
Ideal study of Section 2 assumes that the rela-
tionships of Table 1 and 2 are fulfilled and that the
transfer function of the integrators is exactly
. However, in practice these assumptions
are not valid: on the one hand, the actual values of the
integrator weights differ from their nominal values
due to mismatch in capacitors ratios; on the other, the
integrator transfer function above is modified by the
finite open-loop gain of the amplifiers. Both non-ideal
aspects result in incomplete cancellation of the quan-
tization error generated in the former stages thus
degrading the signal-to-noise ratio (SNR) [6][10].
Analysis shows that the extra in-band error power due
to these non-idealities is:
(6)
where  stands for the integrator DC-gain,  refers
to mismatching in weights  and
 is the quantization error power of a sin-
gle-bit quantizer.
Note that eventually this extra noise can mask
those in (5), so that there is a practical upper limit for
the resolution of the multi-bit quantizer. The value of
this limit can be more accurately evaluated using
behavioral simulation [6][11]. Fig.3 shows the simu-
lated signal-to-(noise+distortion) ratio (SNDR) of the
2-12mb, and 2-13mb modulators, Fig.3(a) and (b)
respectively, for an input tone with amplitude equal to
the half-scale input range, as a function of the last
quantizer resolution. Oversampling ratios are 16 and
8, respectively. These simulations correspond to the
worst case in presence of integrator finite DC-gain,
weight mismatching and DAC non-linearity (INL).
Note that the non-ideal curve saturates around
3bit for the 2-12mb modulator and 4bit for the 2-13mb.
So, under the conditions above, using higher resolu-
tion quantizers would not lead to further improve-
ment. However, as shown later, such resolutions are
enough to significantly relax the circuit requirements
with respect to previous approaches.
3.2 Other circuits imperfections
We have evaluated the influence of the non-ideal-
ities belonging to the second category in the begin-
ning of this Section by using the modulator sizing tool
in [6][11]. This tool, combining accurate analytical
expressions for each error contribution and statistical
optimization, allows to obtain the less-demanding
building block specifications that do not degrade the
modulator performance.
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Fig. 3: Half-scale SNDR vs. the resolution of the multi-bit
quantizer for (a) 2-12mb and (b) 2-13mb modulators. Simula-
tion parameters are: ; standard deviation of inte-
grator weights = 0.1% and DAC .
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Table 4 summarizes the circuit requirements to
obtain resolutions in the range 12 to 13bit at
4Msample/s, 1-V FS with both architectures. Note
that such performance is achieved with
(32-MHz sampling rate) for the 2-13mb modulator
and  (64-MHz sampling rate) for the 2-12mb,
using 4- and 2-bit quantization, respectively. Main
differences between both sizings are in the dynamic
specifications (opamp transconductance, output cur-
rent, and quantizer resolution time). For instance, the
amplifier transconductance required for 2-13mb is
around one half of that required for 2-12mb. The same
applies for the maximum output current. In terms of
power consumption, the current per opamp needed
for the 2-13mb would be from 25% to 50% of that
required for the 2-12mb.
Another feature, very convenient for low-voltage
CMOS implementations, is that the use of optimized
weights allows the integrator output swing to be only
the reference voltage (±1V), except for the third inte-
grator of the 2-13mb modulator which for scaling
requirements must be at least twice that value.
The already mentioned low sensitivity of the new
architectures to the DAC non-linearity is confirmed
by the relatively large INL allowed without degrading
the required performance. Such values, around
1%FS, represent an effective resolution of about 6bit
for the last-stage DAC, which is feasible at the sam-
pling rate.
It is worth mentioning that the sizing in Table 4
takes into account the influence of the two main
non-idealities of cascade multi-bit modulators: inte-
grator leakage (through the value of the amplifier
DC-gain) and weight mismatching (through the value
of the unitary capacitor to be used in the layout, as in
[6]).
For comparison purposes, Table 4 also includes
the sizing for two previously reported architectures: a
4th-order 3-stage (2-12) single-bit modulator [3] and
a 3rd-order 2-stage multi-bit (2-1mb) modulator [4].
The required performance is achieved with 20 and 16
oversampling ratios, respectively, although the latter
is combined with 3-bit quantization in the last stage.
Both modulators are shown to be disadvantageous for
this application. On the one hand, because the over-
sampling ratio of the 2-12 modulator is not a power of
two, the design of the decimator may result in a more
complicated, less efficient digital filter. On the other,
the fulfillment of the dynamic requirements for this
modulator would need an increase of around 30% in
Table 4: Modulator sizing results
SPECS: 12bit@4MS/s@1V 2-12mb 2-13mb 2-12 2-1mb Unit
Modulator Oversampling ratio 16 8 20 16
Sampling frequency 64 32 80 64 MHz
Reference voltages ±1 ±1 ±1 ±1 V
Integrators Sampling capacitor 0.5 0.5 0.5 0.5 pF
Unitary capacitor 0.5 0.5 0.5 0.5 pF
Capacitor non-linearity* ≤ 25 25 25 25 ppm/V
Switch ON resistance 0.75  1 0.75 0.5 kΩ
Opamps DC-gain ≥ 63dB 65dB 63dB 65dB
DC-gain non-linearity ≤ 20% 20% 20% 20% V-2
Transconductance 7 4 8 7 mA/V
Maximum output current ≥ 1.5  0.6 1.75 1.5 mA
Differential output swing ≥ ±1 ±1 / ±2† ±1 ±1 V
Comparators Hysteresis ≤ 30 30 30 30 mV
Resolution time ≤ 4  8 3 4 ns
A/D/A
converter
Resolution 2 4 1 3 bit
Non-linearity (INL) ≤ 1%FS  0.7%FS - 0.4%FS
Dynamic range: 77dB
(12.5bit)
74.4dB
(12.07bit)
81.2dB
(13.2bit)
 74.6dB
(12.1bit)
Quantization noise
Thermal noise
Incomplete settling noise
Harmonic distortion
-80dB -77.7dB -85.2dB -77.8dB
-91.1dB -89.1dB -91.6dB -92.8dB
-118.1dB -151.4dB -101dB -137.8dB
-112.6dB -113dB -112.6dB -113dB
M 8=
M 16=
the current per opamp with respect to the 2-12mb.
Regarding the 2-1mb architecture, which requires
dynamic parameters similar to those for the 2-12mb,
the INL must be half of that for the latter, which
means one more bit in the effective resolution of
last-stage DAC.
Fig.4 shows some results for the 2-12mb modula-
tor obtained with the behavioral simulation tool in
[6][11]. This simulation includes all the circuit
non-idealities in Table 4. In particular, the impact of
weight mismatching has been evaluated by
Monte-Carlo analysis. Fig.4(a) shows the worst-case
signal-to-(noise+distortion) ratio (SNDR) after deci-
mation as a function of the input amplitude. Decima-
tion by 16 was performed using a 1024-coefficient
FIR filter, which ensures that the passband is flat up
to 2MHz. The dynamic range can be obtained from
this curve as the distance between the reference level
(0dBV) and the point where the SNDR crosses 0dB,
resulting approximately 76dB (12.4bit effective reso-
lution). Fig.4(b) shows the output spectrum of the
2-12mb modulator for a half-scale (-6dBV) input tone
at 750kHz. Note that no harmonic distortion is
present and that noise floor is flat up to 1MHz approx-
imately as a consequence of un-shaped error contri-
butions as, for instance, thermal noise.
Fig.5 shows equivalent results for the 2-13mb
modulator. Dynamic range is 75dB (12.1-bit effective
resolution).
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Fig. 4: 2-12mb modulator with sizing in Table 4: (a) SNDR vs.
input amplitude and (b) output spectrum for a -6dBV@750kHz
input tone.
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Fig. 5: 2-13mb modulator with sizing in Table 4: (a) SNDR vs.
input amplitude and (b) output spectrum for a -6dBV@750kHz
input tone.
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